Svoboda | Graniru | BBC Russia | Golosameriki | Facebook
Jump to content

Talk:Apple M4

Page contents not supported in other languages.
From Wikipedia, the free encyclopedia
This article is rated Start-class on Wikipedia's content assessment scale.
It is of interest to the following WikiProjects:WikiProject iconApple Inc. Mid‑importance
WikiProject iconThis article is within the scope of WikiProject Apple Inc., a collaborative effort to improve the coverage of Apple, Mac, iOS and related topics on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.
MidThis article has been rated as Mid-importance on the project's importance scale.
WikiProject iconComputing Mid‑importance
WikiProject iconThis article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.
MidThis article has been rated as Mid-importance on the project's importance scale.
Taskforce icon
This article is supported by Computer hardware task force.

Infobox CPU - Memory[edit]

Apple reported M4 uses a memory subsystem with 120GB/s bandwidth, but Apple didn't indicate what type of memory to use. Apple's M3 used LPDDR5 with 6400 Million Transfer per second (MT/s) and 128-bit bus in its memory subsystem, and it had 100(102.4)GB/s bandwidth. Based on this, if Apple's M4 didn't increase its bus width. Then M4 must have a higher transfer rate to reach the bandwidth of 120GB/s. The transfer rate should be 7500MT/s. But some technical reports indicated LPDDR5 only support 6400MT/s, and Micron's part catalogs showed theirs LPDDR5 can support clock at 3750MHz, equal to 7500MT/s. Does anyone have a more detailed source that can point out what type of memory the M4 uses, or how to differentiate between LPDDR5/5X? Lansmi (talk) 23:14, 21 June 2024 (UTC)[reply]