Svoboda | Graniru | BBC Russia | Golosameriki | Facebook

To install click the Add extension button. That's it.

The source code for the WIKI 2 extension is being checked by specialists of the Mozilla Foundation, Google, and Apple. You could also do it yourself at any point in time.

4,5
Kelly Slayton
Congratulations on this excellent venture… what a great idea!
Alexander Grigorievskiy
I use WIKI 2 every day and almost forgot how the original Wikipedia looks like.
Live Statistics
English Articles
Improved in 24 Hours
Added in 24 Hours
What we do. Every page goes through several hundred of perfecting techniques; in live mode. Quite the same Wikipedia. Just better.
.
Leo
Newton
Brights
Milds

From Wikipedia, the free encyclopedia

In computer architecture, a control bus is part of the system bus and is used by CPUs for communicating with other devices within the computer. While the address bus carries the information about the device with which the CPU is communicating and the data bus carries the actual data being processed, the control bus carries commands from the CPU and returns status signals from the devices. For example, if the data is being read or written to the device the appropriate line (read or write) will be active (logic one).

YouTube Encyclopedic

  • 1/3
    Views:
    43 575
    26 633
    98 687
  • BUS in Computer Architecture
  • bus architecture in computer organization
  • Bus architecture and how register transfers work - 8 bit register - Part 1

Transcription

Lines

The number and type of lines in a control bus varies but there are basic lines common to all microprocessors, such as:

  • Read (). A single line that when active (logic zero) indicates the device is being read by the CPU.
  • Write (). A single line that when active (logic zero) indicates the device is being written by the CPU.
  • Byte enable (). A group of lines that indicate the size of the data (8, 16, 32, 64 bytes).

The RD and WR signals of the control bus control the reading or writing of RAM, avoiding bus contention on the data bus.[1]

Additional lines are microprocessor-dependent, such as:

  • Transfer ACK ("acknowledgement"). Delivers information that the data was acknowledged (read) by the device.
  • Bus request (BR, BREQ, or BRQ). Indicates a device is requesting the use of the (data) bus.
  • Bus grant (BG or BGRT). Indicates the CPU has granted access to the bus.
  • Interrupt request (IRQ). A device with lower priority is requesting access to the CPU.
  • Clock signals. The signal on this line is used to synchronize data between the CPU and a device.
  • Reset. If this line is active, the CPU will perform a hard reboot.

Systems that have more than one bus master have additional control bus signals that control which bus master drives the address bus, avoiding bus contention on the address bus.[1]

See also

References

  1. ^ a b Ian Sinclair; John Dunton. "Practical Electronics Handbook". 2013. section "The control bus". p. 209-210.

External links


This page was last edited on 19 January 2023, at 21:58
Basis of this page is in Wikipedia. Text is available under the CC BY-SA 3.0 Unported License. Non-text media are available under their specified licenses. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc. WIKI 2 is an independent company and has no affiliation with Wikimedia Foundation.